Motorola 68012 CPU

Status
Not open for further replies.

rgrocha

Member
Rating - 100%
44   0   0
Joined
May 1, 2013
Posts
417
Country
Spain
Region
Canary islands
I've for sale 14 Motorola 68012 CPUs never user, extracted from the factory blister.

I'm asking 12€ for each plus postage from Spain.

Please PM after declaring interest.

Thank you
a9776296fbbfe02049f981ef081fbae2.jpg


Enviado desde mi SM-G850F mediante Tapatalk
b1408bc7e9ae7dc6726086604653e2d4.jpg
b6f0788ebf831772c8e7451fbe7985a0.jpg
 
Last edited:
Taken from the official Motorola manual (with always handy information):

The MC68012 is an expanded address range version of the MC68010 with the additional address pins A24-A29 and A31. A30 is not included due to packaging restrictions. An additional control pin, RMC, is provided and can be used as a bus lock to insure system integrity during a read-modify-write operation. Memory management schemes can also use the RMC pin as an advance indication of read-modify-write cycles, as this pin has the same timing as the function code pins. Also, two more GNO pins are provided for a better ground plane. With the exception of the additions noted above, all signal functions and timings on the MC68012 are identical to those of the MC68010.
 
They were not used in any Amiga system or upgrade card. That's why I'm posting it on Hardware for Sale/Others. It could have interest for CPU collectors (like me!)
 
Yes, I wanted to post it here but forgot in the long time. From what I can read, the missing A30 means you can only reach up to 2GB physically instead of the usual 4GB. It may be an issue for the ZORRO III compatibility because any address ranging $40000000-$7FFFFFFF will mirror $00000000-$3FFFFFFF.
Taken from the official Motorola manual (with always handy information):<br>
<br>
The MC68012 is an expanded address range version of the MC68010 with the additional address pins A24-A29 and A31. A30 is not included due to packaging restrictions. An additional control pin, RMC, is provided and can be used as a bus lock to insure system integrity during a read-modify-write operation. Memory management schemes can also use the RMC pin as an advance indication of read-modify-write cycles, as this pin has the same timing as the function code pins. Also, two more GNO pins are provided for a better ground plane. With the exception of the additions noted above, all signal functions and timings on the MC68012 are identical to those of the MC68010.
 
Last edited:
Status
Not open for further replies.
Back
Top Bottom