It looks like this project is slowly but steadily improving. There's a shout out for STM Microcontroller architecture help. If you've got the skills, help build the project.
Some people ask why PCI vs PCIe, here are some notes on that (stolen from the Discord)...
cdh — 12/26/24, 3:37 AM
I have a few ideas why. A single lane of PCIe Gen1 is 2.5 Gbps. That requires a much more expensive FPGA than one which can support 66 MHz PCI bus. Probably the FPGA while require a hard block on top of that. PCIe is point-to-point, where PCI is a bus. This means that to implement multiple slots, either the FPGA needs to implement multiple root ports in hardware (expensive), or a single root port in hardware, and an additional switch chip (like PEX8505 would give you four PCIe slots). Either way, that makes it more expensive and more complex to implement.
Don't get me wrong; I'd love to have an Amiga with PCIe bus, as there are many advantages to that. I think a first step, though, would be getting a full PCI implementation working. Once that is functional, there are relatively cheap bridge chips (around $15) which will take you from PCI bus to a single PCIe lane. There are even plug-in PCI cards that will provide a PCIe slot, so that's something you could use right away.
NotTHEMatze — 12/26/24, 5:35 PM
There’s also bandwidth: the CPUs in question would not ever be able to utilize the bandwidth of PCIe. Then there’s software: while we do have rather good coverage for various PCI cards, there’s hardly anything available for PCIe cards. Writing a driver for “modern” PCIe cards is also near impossible for the lack of information and the amount of required complexity. I think PCI pairs well with an 060 - it’s a very good match
github.com
